key applications

Differential ADC Driver

Differential Antialiasing

Output Level Shifter

features

- High Performance
 - 150 MHz -3 dB Bandwidth (V_{CC} = ±15 V)
 - 51 V/μs Slew Rate
 - 100 dB Third Harmonic Distortion at 250 kHz
- Low Noise
 - 1.3 nV/√Hz Input-Referred Noise
- Differential-Input/Differential-Output
 - Balanced Outputs Reject Common-Mode Noise
 - Reduced Second Harmonic Distortion
 Due to Differential Output
- Wide Power Supply Range
 - V_{CC} = 5 V Single Supply to ±15 V Dual Supply
- I_{CC(SD)} = 860 μA in Shutdown Mode (THS4130)

THS4130 **THS4131** D, DGN, OR DGK PACKAGE D, DGN, OR DGK PACKAGE (TOP VIEW) (TOP VIEW) $\prod V_{IN+}$ ∏ PD V_{OCM} L □ NC 2 7 Vосм [2 T V_{CC−} \prod \lor CC- $V_{CC+} \square$ V_{CC+} L 3 6 3 6 \prod $\lor_{\mathsf{OUT-}}$ $V_{\mathsf{OUT}+}\square$ ⊥ V_{OUT}_ V_{OUT+}

Single-Ended To Differential Conversion

Differential Transmitter And Receiver

description


The THS413x is one in a family of fully-differential input/differential output devices fabricated using Texas Instruments' state-of-the-art BiComl complementary bipolar process.

The THS413x is made of a true fully-differential signal path from input to output. This design leads to an excellent common-mode noise rejection and improved total harmonic distortion.

RELATED DEVICES

DEVICE	DESCRIPTION
THS412x	100 MHz, 43 V/μs, 3.7 nV/√ Hz
THS414x	160 MHz, 450 V/μs, 6.5 nV/√ Hz
THS415x	180 MHz, 850 V/μs, 9 nV/√ Hz


typical A/D application circuit



HIGH-SPEED DIFFERENTIAL I/O FAMILY

DEVICE NUMBER OF CHANNELS		SHUTDOWN
THS4130	1	Х
THS4131	1	_

TOTAL HARMONIC DISTORTION





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

THS4130, THS4131 HIGH-SPEED, LOW NOISE, FULLY-DIFFERENTIAL I/O AMPLIFIERS

SLOS318E - MAY 2000 - REVISED JANUARY 2004

AVAILABLE OPTIONS

TA	SMALL OUTLINE MSOP PowerPAD™		MSOP		EVALUATION MODULES	
	(D)	(DGN)	OGN) SYMBOL (DGI		SYMBOL	WODOLLO
2004 7000	THS4130CD	THS4130CDGN	AOB	THS4130CDGK	ATP	THS4130EVM
0°C to 70°C	THS4131CD	THS4131CDGN	AOD	THS4131CDGK	ATQ	THS4131EVM
-40°C to 85°C	THS4130ID	THS4130IDGN	AOC	THS4130IDGK	ASO	_
	THS4131ID	THS4131IDGN	AOE	THS4131IDGK	ASP	_

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	±33 V
	150 mA
	±6 V
	See Dissipation Rating Table
Maximum junction temperature, T _J (see Note 2)	
Maximum junction temperature, continuous operation	n, long term reliability, T _J (see Note 3) 125°C
Operating free-air temperature, T _A :C suffix	0°C to 70°C
I suffix	–40°C to 85°C
Storage temperature, T _{stq}	–65°C to 150°C
	10 seconds
ESD ratings: HBM	2500 V
CDM	1500 V
MM	200 V

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTE 1: The THS413x may incorporate a PowerPadTM on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPadTM thermally enhanced package.
- NOTE 2: The absolute maximum temperature under any condition is limited by the constraints of the silicon process.
- NOTE 3: The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

DISSIPATION RATING TABLE

DAOKAGE	‡ AL θ	θЈС	POWER RATING§			
PACKAGE	(°C/W)	(°C/W)	T _A = 25°C	T _A = 85°C		
D	97.5	38.3	1.02 W	410 mW		
DGN	58.4	4.7	1.71 W	685 mW		
DGK	260	54.2	385 mW	154 mW		

[‡] This data was taken using the JEDEC standard High-K test PCB.

recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, V _{CC+} to V _{CC-}	Dual supply	±2.5		±15	.,
	Single supply	5		30	V
Operating free-air temperature, TA	C suffix	0		70	°C
	I suffix	-40		85	့

PowerPAD is a trademark of Texas Instruments.



[§] Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.

SLOS318E - MAY 2000 - REVISED JANUARY 2004

electrical characteristics, V_{CC} = ± 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted)[†]

dynamic performance

	PARAMETER	TEST CONDITIONS MIN TYP MAX		MAX	UNIT	
	Small signal bandwidth (– 3 dB), Single ended input, differential output, V _I = 63 mV _{PP}	V _{CC} = 5	Gain = 1, $R_f = 390 \Omega$	125		
		V _{CC} = ±5	Gain = 1, $R_f = 390 \Omega$	135		
DVA/		$V_{CC} = \pm 15$	Gain = 1, $R_f = 390 \Omega$	150		MHz
BW	Small signal bandwidth (– 3 dB), Single ended input, differential output, V _I = 63 mVpp	V _{CC} = 5	Gain = 2, $R_f = 750 \Omega$	80		
		$V_{CC} = \pm 5$	Gain = 2, $R_f = 750 \Omega$	85		
		$V_{CC} = \pm 15$	Gain = 2, $R_f = 750 \Omega$	90		
SR	Slew rate (see Note 2)	Gain = 1		52		V/μs
	Settling time to 0.1%	Step voltage = 2 V, Gain = 1		78		ns
t _S	Settling time to 0.01%	Step voltage =	213	·	ns	

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

distortion performance

PARAMETER		TEST C	ONDITIONS	MIN TYP	MAX	UNIT
THD		., .	f = 250 kHz	-95		
		$V_{CC} = 5$	f = 1 MHz	-81		
	Total harmonic distortion,		f = 250 kHz	-96		
	Differential input, differential output, Gain = 1, $R_f = 390 \Omega$, $R_L = 800 \Omega$, $V_O = 2 V_{PP}$	$V_{CC} = \pm 5$	f = 1 MHz	-80		
	7 7 2 7 3 11	V 145	f = 250 kHz	-97		dD.a
		V _{CC} = ±15	f = 1 MHz	-80		dBc
	V _O = 4 V _{PP}	V 15	f = 250 kHz	-91		
		V _C C = ±5	f = 1 MHz	-75		
		V 145	f = 250 kHz	-91		
		$V_{CC} = \pm 15$	f = 1 MHz	-75		
			$V_{CC} = \pm 2.5$	97		
Spuriou	s free dynamic range (SFDR),	$V_O = 2 V_{pp}$	$V_{CC} = \pm 5$	98		
Differer	tial input, differential output,		$V_{CC} = \pm 15$	99		dB
Gain =	1, $R_f = 390 \Omega$, $R_L = 800 \Omega$, $f = 250 \text{ kHz}$	\\-\ 4\\	$V_{CC} = \pm 5$	93		
		$V_O = 4 V_{pp}$	$V_{CC} = \pm 15$	95		
Third intermodulation distortion		'(' ')	G = 1, F2 = 3.5 MHz	-53		dBc
Third o	der intercept	.()	G = 1, F2 = 3.5 MHz	41.5		dB

 $^{^\}dagger$ The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.



NOTE 4: Slew rate is measured from an output level range of 25% to 75%.

THS4130, THS4131 HIGH-SPÉED, LOW NOISE, FULLY-DIFFERENTIAL I/O AMPLIFIERS

SLOS318E - MAY 2000 - REVISED JANUARY 2004

electrical characteristics, V_{CC} = ± 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted) (continued)[†] noise performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧n	Input voltage noise	f = 10 kHz		1.3		nV/√ Hz
In	Input current noise	f = 10 kHz		1		pA/√ Hz

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

dc performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	un anatra	T _A = 25°C	71	78		J.
Open loc	op gain	T _A = full range	69			dB
		T _A = 25°C		0.2	2	
\/	Input offset voltage	T _A = full range			3	mV
V _(OS)	Common mode input offset voltage, referred to VOCM	T _A = 25°C		0.2	3.5	
	Input offset voltage drift	T _A = full range		4.5		μV/°C
I _{IB}	Input bias current	T _A = full range		2	6	μΑ
la a	Input offset current	T _A = full range		100	500	nA
los	Offset drift	TA = ruii rariye		2	·	nA/°C

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

input characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMRR	Common-mode rejection ratio	T _A = full range	80	95		dB
VICR	Common-mode input voltage range		-3.77 to 4.3	-4 to 4.5		V
R _I	Input resistance	Measured into each input terminal		34		MΩ
Cl	Input capacitance, closed loop			4		pF
ro	Output resistance	Open loop		41		Ω

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.

output characteristics

PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
	V 5V	T _A = 25°C	1.2 to 3.8	0.9 to 4.1		
	$V_{CC} = 5 V$	T _A = full range	1.3 to 3.7			
Output voltage swing	\\\\F\\	T _A = 25°C	±3.7	±4		.,
	$V_{CC} = \pm 5 \text{ V}$	T _A = full range	±3.6			V
	V _{CC} = ±15 V	T _A = 25°C	±10.5	±12.4		
		T _A = full range	±10.2			
	V _{CC} = 5 V, R _L = 7 Ω	T _A = 25°C	25	45		
		T _A = full range	20			
Outrast comment	$V_{CC} = \pm 5 \text{ V},$	T _A = 25°C	30	55		4
I _O Output current	$R_L = 7 \Omega$	T _A = full range	28			mA
	$V_{CC} = \pm 15 \text{ V},$	T _A = 25°C	60	85		
	$R_L = 7 \Omega$	T _A = full range	50			

[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.



THS4130, THS4131 HIGH-SPEED, LOW NOISE, FULLY-DIFFERENTIAL I/O AMPLIFIERS

SLOS318E - MAY 2000 - REVISED JANUARY 2004

electrical characteristics, V_{CC} = ± 5 V, R_L = 800 Ω , T_A = 25°C (unless otherwise noted) (continued)[†] power supply


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
.,	Supply voltage range	Single supply		4		33	.,
VCC		Split supply		±2		±16.5	V
ICC	Quiescent current	V _{CC} = ±5 V	T _A = 25°C		12.3	15	mA
			T _A = full range			16	
		$V_{CC} = \pm 15 \text{ V}$	T _A = 25°C		14		
I _{CC(SD)}	Quiescent current (shutdown) (THS4130 only)	V PD = -5 V	T _A = 25°C		0.86	1.4	mA
			T _A = full range			1.5	
PSRR	Power supply rejection ratio (dc)		T _A = 25°C	73	98		.ID
			T _A = full range	70			dB


[†] The full range temperature is 0°C to 70°C for the C suffix, and –40°C to 85°C for the I suffix.


TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
	Small signal frequency response		1, 2
	Small signal frequency response (various supplies)		3
	Small signal frequency response (various C _F)		4
	Small signal frequency response (various C _L)		5
	Large signal transient response (differential in/single out)		6
	Large signal frequency response		7
CMMR	Common mode rejection ratio	vs Frequency	8
ICC	Supply current	vs Free-air temperature	9
		vs Free-air temperature (shutdown state)	10
I _{IB}	Input bias current	vs Free-air temperature	11
	Settling time		12
PSRR	Power supply rejection ratio	vs Frequency (differential out)	13
	Large signal transient response		14
THD	Total harmonic distortion	vs Frequency	15
	0 11 11 11 11	vs Frequency	16, 17
	Second harmonic distortion	vs Output voltage	18, 19
		vs Frequency	20, 21
	Third harmonic distortion	vs Output voltage	22, 23
Vn	Voltage noise	vs Frequency	24
In	Current noise	vs Frequency	25
V(OS)	Input offset voltage	vs Common-mode output voltage	26
Vo	Output voltage	vs Differential load resistance	27
z _o	Output impedance	vs Frequency	28










TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



LARGE SIGNAL TRANSIENT RESPONSE (DIFFERENTIAL IN/SINGLE OUT)






Figure 5


Figure 6





COMMON MODE REJECTION RATIO















POWER SUPPLY REJECTION RATIO



LARGE SIGNAL TRANSIENT RESPONSE




Figure 13

Figure 14

TOTAL HARMONIC DISTORTION







Figure 15






SECOND HARMONIC DISTORTION


SECOND HARMONIC DISTORTION vs OUTPUT VOLTAGE




OUTPUT VOLTAGE -88 $V_{CC} = \pm 15 \text{ V}$ -90 Second Harmonic Distortion - dBc -92 -94 V_CC = ±5 V -96 -98 **V_{CC}** = 5 **V** -100 -102 f = 500 KHz $R_L = 800 \Omega$, Single Ended Input -104 $R_f = 390 \Omega$, **Differential Output** G = 1-106 0 3 4 5 VO - Output Voltage - V Figure 19

THIRD HARMONIC DISTORTION **FREQUENCY** -30 $V_O = 4 V_{PP}$ $R_L = 800 \Omega$ -40 $R_f = 390 \Omega$ $V_{CC} = \pm 5 V$ G = 1 Third Harmonic Distortion - dBc -50 -60 $V_{CC} = \pm 15 V$ -70 -80 -90 -100 Single Ended Input **Differential Output** -110 100 k 1 M 10 M f - Frequency - Hz Figure 20













Figure 24



SLOS318E - MAY 2000 - REVISED JANUARY 2004

TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

resistor matching

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistor. CMRR, PSRR, and cancellation of the second harmonic distortion will diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

 V_{OCM} sets the dc level of the output signals. If no voltage is applied to the V_{OCM} pin, it will be set to the midrail voltage internally defined as:

$$\frac{\left(V_{CC_{+}}\right) + \left(V_{CC_{-}}\right)}{2}$$

In the differential mode, the V_{OCM} on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input in the gain of 1. V_{OCM} has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1 μ F capacitor on the V_{OCM} pin as a bypass capacitor. The following graph shows the simplified diagram of the THS413x.




Figure 29. THS413x Simplified Diagram

SLOS318E - MAY 2000 - REVISED JANUARY 2004

APPLICATION INFORMATION

data converters

Data converters are one of the most popular applications for the fully differential amplifiers. The following schematic shows a typical configuration of a fully differential amplifier attached to a differential ADC.




Figure 30. Fully Differential Amplifier Attached to a Differential ADC

Fully differential amplifiers can operate with a single supply. V_{OCM} defaults to the midrail voltage, $V_{CC}/2$. The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then it is recommended to connect it directly to the V_{OCM} of the amplifier using a bypass capacitor for stability. For proper operation, the input common-mode voltage to the input terminal of the amplifier should not exceed the common-mode input voltage range.




Figure 31. Fully Differential Amplifier Using a Single Supply

APPLICATION INFORMATION

data converters (continued)

Some single supply applications may require the input voltage to exceed the common-mode input voltage range. In such cases, the following circuit configuration is suggested to bring the common-mode input voltage within the specifications of the amplifier.




Figure 32. Circuit With Improved Common-Mode Input Voltage

The following equation is used to calculate R_{PLI}:

$$R_{PU} = \frac{V_P - V_{CC}}{\left(V_{IN} - V_P\right) \frac{1}{RG} + \left(V_{OUT} - V_P\right) \frac{1}{RF}}$$

driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS413x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 33. A minimum value of 20 Ω should work well for most applications. For example, in 50- Ω transmission systems, setting the series resistor value to 50 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 33. Driving a Capacitive Load



APPLICATION INFORMATION

Active antialias filtering

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high frequency noise with the frequency of operation. The following figure presents a method by which the noise may be filtered in the THS413x.




Figure 34. Antialias Filtering

The transfer function for this filter circuit is:

$$H_{d}(f) = \left[\frac{K}{-\left(\frac{f}{FSF \ x \ fc}\right)^{2} + \frac{1}{Q} \frac{jf}{FSF \ x \ fc} + 1} \right] x \left(\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}} \right] \quad \text{Where } K = \frac{R2}{R1}$$

$$FSF \ x \ fc \ = \frac{1}{2\pi \sqrt{2 \ x \ R2R3C1C2}} \quad \text{and} \quad Q \ = \frac{\sqrt{2 \ x \ R2R3C1C2}}{R3C1 \ + \ R2C1 \ + \ KR3C1}$$

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.

$$FSF = \sqrt{Re^2 + |Im|^2}$$
 and $Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$

where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

FSF x fc
$$= \frac{1}{2\pi RC \sqrt{2 \text{ x mn}}}$$
 and Q $= \frac{\sqrt{2 \text{ x mn}}}{1 + m(1 + K)}$

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.

theory of operation

The THS413x is a fully differential amplifier. Differential amplifiers are typically differential in/single out, whereas fully differential amplifiers are differential in/differential out.




Figure 35. Differential Amplifier Versus a Fully Differential Amplifier

To understand the THS413x fully differential amplifiers, the definition for the pinouts of the amplifier are provided.

Input voltage definition
$$\begin{aligned} &\mathsf{V}_{\mathsf{ID}} = \left(\mathsf{V}_{\mathsf{I}+}\right) - \left(\mathsf{V}_{\mathsf{I-}}\right) & \mathsf{V}_{\mathsf{IC}} = \frac{\left(\mathsf{V}_{\mathsf{I}+}\right) \, + \, \left(\mathsf{V}_{\mathsf{I-}}\right)}{2} \\ &\mathsf{Output} \ \mathsf{voltage} \ \mathsf{definition} & \mathsf{V}_{\mathsf{OD}} = \left(\mathsf{V}_{\mathsf{O}+}\right) - \left(\mathsf{V}_{\mathsf{O-}}\right) & \mathsf{V}_{\mathsf{OC}} = \frac{\left(\mathsf{V}_{\mathsf{O}+}\right) \, + \, \left(\mathsf{V}_{\mathsf{O-}}\right)}{2} \\ &\mathsf{Transfer} \ \mathsf{function} & \mathsf{V}_{\mathsf{OD}} = \, \mathsf{V}_{\mathsf{ID}} \, \times \, \mathsf{A}_{\left(\mathsf{f}\right)} \end{aligned}$$

Output common mode voltage $V_{OC} = V_{OCM}$





Figure 36. Definition of the Fully Differential Amplifier


theory of operation (continued)

The following schematics depict the differences between the operation of the THS413x, fully differential amplifier, in two different modes. Fully differential amplifiers can work with differential input or can be implemented as single in/differential out.



Note: For proper operation, maintain symmetry by setting $R_f 1 = R_f 2 = R_f$ and $R_{(g)} 1 = R_{(g)} 2 = R_{(g)} \Rightarrow A = R_f/R_{(g)}$

Figure 37. Amplifying Differential Signals



RECOMMENDED RESISTOR VALUES

GAIN	$R_{(g)}\Omega$	$R_f \Omega$
1	390	390
2	374	750
5	402	2010
10	402	4020

Figure 38. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when gain is 1. The following equations express the transfer function for each output:

$$V_0 = \frac{1}{2} V_1$$

The second output is equal and opposite in sign:

$$V_O = -\frac{1}{2} V_I$$

theory of operation (continued)

Fully differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a 1-V_{PP} ADC can only support an input signal of 1 V_{PP}. If the output of the amplifier is 2 V_{PP}, then it will not be practical to feed a 2-V_{PP} signal into the targeted ADC. Using a fully differential amplifier enables the user to break down the output into two 1-V_{PP} signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2-V peak-to-peak signal into a 1-V differential ADC with the help of a fully differential amplifier. The final result indicates twice as much dynamic range. Figure 39 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS413x fully differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.




Figure 39. Fully Differential Amplifier With Two 1-VPP Signals

Similar to the standard inverting amplifier configuration, input impedance of a fully differential amplifier is selected by the input resistor, $R_{(g)}$. If input impedance is a constraint in design, the designer may choose to implement the differential amplifier as an instrumentation amplifier. This configuration improves the input impedance of the fully differential amplifier. The following schematic depicts the general format of instrumentation amplifiers.

The general transfer function for this circuit is:

$$\frac{V_{OD}}{V_{IN1} - V_{IN2}} = \frac{R_f}{R_{(g)}} \left(1 + \frac{2R2}{R1}\right)$$




Figure 40. Instrumentation Amplifier



THS4130, THS4131 HIGH-SPEED, LOW NOISE, FULLY-DIFFERENTIAL I/O AMPLIFIERS

SLOS318E - MAY 2000 - REVISED JANUARY 2004

PRINCIPLES OF OPERATION

circuit layout considerations

To achieve the levels of high frequency performance of the THS413x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS413x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements—Optimum high frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.



power-down mode

The power-down mode is used when power saving is required. The power-down terminal (\overline{PD}) found on the THS413x is an active low terminal. If it is left as a no-connect terminal, the device will always stay on due to an internal 50 k Ω resistor to V_{CC}. The threshold voltage for this terminal is approximately 1.4 V above V_{CC}. This means that if the \overline{PD} terminal is 1.4 V above V_{CC}, the device is active. If the \overline{PD} terminal is less than 1.4 V above V_{CC}, the device is off. For example, if V_{CC} = -5 V, then the device is on when PD reaches -3.6 V, (-5 V + 1.4 V = -3.6 V). By the same calculation, the device is off below -3.6 V. It is recommended to pull the terminal to V_{CC} in order to turn the device off. The following graph shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high impedance state. The amplifier output impedance is typically greater than 1 M Ω in the power-down state.




Figure 41. Simplified Power-Down Circuit

Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be very low while in the power-down state. This is because the feedback resistor (R_f) and the gain resistor ($R_{(g)}$) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed loop output impedance is shown in Figure 42.

OUTPUT IMPEDANCE (IN POWER DOWN) ٧S **FREQUENCY** 2200 $V_{CC} = \pm 5 V$ G = 1 $R_f = 1 k\Omega$ PD = VCC Output Impedance - 12 1200 200 100 k 1 M 10 M 100 M f - Frequency - Hz

Figure 42

SLOS318E - MAY 2000 - REVISED JANUARY 2004

PRINCIPLES OF OPERATION


general PowerPAD design considerations

The THS413x is available packaged in a thermally-enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 43(a) and Figure 43(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 43(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package (SLMA002)*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.




NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 43. Views of Thermally Enhanced DGN Package

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation AA.



DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- S: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
 - E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated