
SCAS585O-NOVEMBER 1996-REVISED MARCH 2005

#### **FEATURES**

- Bidirectional Voltage Translator
- 2.3 V to 3.6 V on A Port and 3 V to 5.5 V on B Port
- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# DB, DBQ, DW, NS, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

#### **DESCRIPTION/ORDERING INFORMATION**

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track  $V_{CCB}$ , which accepts voltages from 3 V to 5.5 V, and the A port is designed to track  $V_{CCA}$ , which operates at 2.3 V to 3.6 V. This allows for translation from a 3.3-V to a 5-V system environment and vice versa, from a 2.5-V to a 3.3-V system environment and vice versa.

The SN74LVCC3245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated. The control circuitry (DIR,  $\overline{OE}$ ) is powered by  $V_{CCA}$ .

#### ORDERING INFORMATION

T <sub>A</sub>	PACKA	3E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SOIC - DW	Tube of 25	SN74LVCC3245ADW	1.\/CC224EA	
	SOIC - DVV	Reel of 2000	SN74LVCC3245ADWR	LVCC3245A	
	SOP - NS	Reel of 2000	SN74LVCC3245ANSR	LVCC3245A	
400C to 050C	SSOP - DB	Reel of 2000	SN74LVCC3245ADBR	LH245A	
–40°C to 85°C	SSOP (QSOP) – DBQ	Reel of 2500	SN74LVCC3245ADBQR	LVCC3245A	
		Tube of 60	SN74LVCC3245APW		
	TSSOP - PW	Reel of 2000	SN74LVCC3245APWR	LH245A	
		Reel of 250	SN74LVCC3245APWT		

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (EACH TRANSCEIVER)


INP	UTS	ODEDATION			
ŌĒ	DIR	OPERATION			
L	L	B data to A bus			
L	Н	A data to B bus			
Н	Χ	Isolation			



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **LOGIC DIAGRAM (POSITIVE LOGIC)**



### **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
$V_{CCA}$	Supply voltage range		-0.5	6	V	
		All A ports <sup>(2)</sup>	-0.5	V <sub>CCA</sub> + 0.5		
$V_{I}$	Input voltage range	All B ports <sup>(3)</sup>	-0.5	V <sub>CCB</sub> + 0.5	V	
		Except I/O ports <sup>(2)</sup>	-0.5	V <sub>CCA</sub> + 0.5		
V	Output values =(3)	All A ports	-0.5	V <sub>CCA</sub> + 0.5	V	
V <sub>O</sub>	Output voltage range <sup>(3)</sup>	All B ports	-0.5	V <sub>CCB</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
Io	Continuous output current			±50	mA	
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or	GND		±100	mA	
		DB package		63		
		DBQ package		61		
$\theta_{JA}$	Package thermal impedance (4)	DW package		46	°C/W	
		NS package		65		
		PW package		88	i	
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> This value is limited to 4.6 V maximum.

<sup>(3)</sup> This value is limited to 6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS585O-NOVEMBER 1996-REVISED MARCH 2005

# Recommended Operating Conditions<sup>(1)</sup>

		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
$V_{CCA}$	Supply voltage			2.3	3.3	3.6	V
$V_{CCB}$	Supply voltage			3	5	5.5	V
		2.3 V	3 V	1.7			
.,	High level input veltage	2.7 V	3 V	2			V
$V_{IHA}$	nigh-level input voltage	3 V	3.6 V	2			V
	Supply voltage         2.3           Supply voltage         3           2.3 V         3 V         1.7           2.7 V         3 V         2						
		2.3 V	3 V	2			
.,	High level input voltage	2.7 V	3 V	2			V
√ <sub>IHB</sub>	nigh-level input voltage	3 V	3.6 V	2			V
		3.6 V	5.5 V	3.85			
		2.3 V	3 V			0.7	
. ,	Low lovel input voltage	2.7 V	3 V			8.0	V
/ <sub>ILA</sub>	Low-level input voltage	3 V	3.6 V			0.8	V
		3.6 V	5.5 V			0.8	
		2.3 V	3 V			0.8	
,	Law law Panatas Itana	2.7 V	3 V			0.8	.,
$I_{ILB}$	Low-level input voltage	3 V	3.6 V			0.8	V
		3.6 V	5.5 V			1.65	
		2.3 V	3 V	1.7			
$V_{IH}$	High-level input voltage (control pins)	2.7 V	3 V	2			.,
	(referenced to V <sub>CCA</sub> )	3 V	3.6 V	2			V
		3.6 V	5.5 V	2			
		2.3 V	3 V			0.7	
	Low-level input voltage (control pins)	2.7 V	3 V			0.8	
√ <sub>IL</sub>	(referenced to V <sub>CCA</sub> )	3 V	3.6 V			0.8	V
		3.6 V				0.8	
V <sub>IA</sub>	Input voltage			0		$V_{CCA}$	V
V <sub>IB</sub>				0		V <sub>CCB</sub>	V
V <sub>OA</sub>				0		V <sub>CCA</sub>	V
V <sub>OB</sub>				0		V <sub>CCB</sub>	V
0.0	·	2.3 V	3 V			-8	
						-12	
OHA	High-level output current					-24	mA
						-24	
						-12	
						-12	
ОНВ	High-level output current					-24	mA
						-24	
						8	
		2.7 V	3 V			12	
OLA	Low-level output current	3 V	3 V			24	4
		2.7 V	4.5 V			24	

<sup>(1)</sup> All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCAS5850-NOVEMBER 1996-REVISED MARCH 2005

### **Recommended Operating Conditions (continued)**

		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN NOM	MAX	UNIT		
		2.3 V	3 V		12			
I Low	OLB Low-level output current	2.7 V	3 V		12	mA		
IOLB		3 V	3 V		24			
		2.7 V	4.5 V		24			
Δt/Δν	Input transition rise or fall rate				10	ns/V		
T <sub>A</sub>	Operating free-air temperature			-40	85	°C		



SCAS585O-NOVEMBER 1996-REVISED MARCH 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
		$I_{OH} = -100 \mu\text{A}$	3 V	3 V	2.9	3		
		$I_{OH} = -8 \text{ mA}$	2.3 V	3 V	2			
V		12 mA	2.7 V	3 V	2.2	2.5		\/
V <sub>OHA</sub>		$I_{OH} = -12 \text{ mA}$	3 V	3 V	2.4	2.8		V
V <sub>OLB</sub> V <sub>OLB</sub> I <sub>I</sub> Control inputs I <sub>OZ</sub> <sup>(1)</sup> A or B ports	1 24 mA	3 V	3 V	2.2	2.6			
		$I_{OH} = -24 \text{ mA}$	2.7 V	4.5 V	2	2.3		
		$I_{OH} = -100 \mu\text{A}$	3 V	3 V	2.9	3		
		12 mA	2.3 V	3 V	2.4			
$V_{OHB}$		$I_{OH} = -12 \text{ mA}$	2.7 V	3 V	2.4	2.8		V
		1 24 mA	3 V	3 V	2.2	2.6		
		$I_{OH} = -24 \text{ mA}$	2.7 V	4.5 V	3.2	4.2		
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
		I <sub>OL</sub> = 8 mA	2.3 V	3 V			0.6	
$V_{OLA}$		I <sub>OL</sub> = 12 mA	2.7 V	3 V		0.1	0.5	V
VOLA		1 04 1	3 V	3 V		0.2	0.5	
		I <sub>OL</sub> = 24 mA	2.7 V	4.5 V		0.2	0.5	
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
$V_{OLB}$	I <sub>OL</sub> = 12 mA	2.3 V	3 V			0.4	.,	
	1 04 1	3 V	3 V		0.2	0.5	V	
		$I_{OL} = 24 \text{ mA}$	2.7 V	4.5 V		0.2	0.5	
		V V 0VD	0.01/	3.6 V		±0.1	±1	
II	Control inputs	$V_I = V_{CCA}$ or GND	3.6 V	5.5 V		±0.1	±1	μΑ
I <sub>OZ</sub> <sup>(1)</sup>	A or B ports	$V_O = V_{CCA/B}$ or GND, $V_I = V_{IL}$ or $V_{IH}$	3.6 V	3.6 V		±0.5	±5	μΑ
		A port = $V_{CCA}$ or GND, $I_O = 0$	3.6 V	Open		5	50	
I <sub>CCA</sub>	B to A	D. J. V. OND. J. O	0.01/	3.6 V		5	50	μΑ
		B port = $V_{CCB}$ or GND, $I_O = 0$	3.6 V	5.5 V		5	50	
			2.21/	3.6 V		5	50	
ICCB	A to B	A port = $V_{CCA}$ or GND, $I_O = 0$	3.6 V	5.5 V		8	80	μΑ
	A port	$\frac{V_{I}}{OE}$ = V <sub>CCA</sub> - 0.6 V, Other inputs at V <sub>CCA</sub> or GND, $\frac{V_{CCA}}{OE}$ at GND and DIR at V <sub>CCA</sub>	3.6 V	3.6 V		0.35	0.5	
$\Delta I_{\text{CCA}}^{(2)}$	ŌĒ	$V_{\rm I}$ = $V_{\rm CCA}$ – 0.6 V, Other inputs at $V_{\rm CCA}$ or GND, DIR at $V_{\rm CCA}$	3.6 V	3.6 V		0.35	0.5	mA
	DIR	$\frac{V_{I}}{OE}$ = $V_{CCA}$ – 0.6 V, Other inputs at $V_{CCA}$ or GND, $\overline{OE}$ at GND	3.6 V	3.6 V		0.35	0.5	
$\Delta I_{\text{CCB}}^{(2)}$	B port	$\frac{V_{I}}{OE}$ = $V_{CCB}$ - 2.1 V, Other inputs at $V_{CCB}$ or GND, $\overline{OE}$ at GND and DIR at GND	3.6 V	5.5 V		1	1.5	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	Open	Open		4		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CCA/B}$ or GND	3.3 V	5 V		18.5		pF

 <sup>(1)</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.
 (2) This is the increase in supply current for each input that is at one of the specified voltage levels, rather than 0 V or the associated V<sub>CC</sub>.

TEXAS INSTRUMENTS www.ti.com

SCAS5850-NOVEMBER 1996-REVISED MARCH 2005

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 4)

PARAMETER	FROM TO (OUTPUT)				$V_{CCA} = 2.7 \text{ V TO} \\ 3.6 \text{ V,} \\ V_{CCB} = 5 \text{ V} \\ \pm 0.5 \text{ V}$		3.6 V,		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PHL</sub>	А	В	1	9.4	1	6	1	7.1	ns
t <sub>PLH</sub>	A	Ь	1	9.1	1	5.3	1	7.2	115
t <sub>PHL</sub>	В	Α	1	11.2	1	5.8	1	6.4	20
t <sub>PLH</sub>	В		1	9.9	1	7	1	7.6	ns
$t_{PZL}$	ŌĒ	А	1	14.5	1	9.2	1	9.7	20
t <sub>PZH</sub>	OE	A	1	12.9	1	9.5	1	9.5	ns
t <sub>PZL</sub>	ŌĒ	В	1	13	1	8.1	1	9.2	20
t <sub>PZH</sub>	OE	Б	1	12.8	1	8.4	1	9.9	ns
t <sub>PLZ</sub>	ŌĒ	Λ	1	7.1	1	7	1	6.6	20
t <sub>PHZ</sub>	OE	A	1	6.9	1	7.8	1	6.9	ns
t <sub>PLZ</sub>	ŌĒ	В	1	8.8	1	7.3	1	7.5	20
t <sub>PHZ</sub>	OE .	В	1	8.9	1	7	1	7.9	ns

#### **Operating Characteristics**

 $V_{CCA} = 3.3 \text{ V}, V_{CCB} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

	PARAMETER		TEST C	ONDITIONS	TYP	UNIT
_	Dower dissinction consistence nor transcriver	Outputs enabled	C F0	f 40 MHz	38	, F
Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50,$	f = 10 MHz	4.5	p⊦


#### Power-Up Considerations(1)

TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. To guard against such power-up problems, take these precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V<sub>CCA</sub> for all four of these devices).
- 3. Tie  $\overline{OE}$  to  $V_{CCA}$  with a pullup resistor so that it ramps with  $V_{CCA}$ .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with  $V_{CCA}$ . Otherwise, keep DIR low.
- (1) Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.

SCAS585O-NOVEMBER 1996-REVISED MARCH 2005

# PARAMETER MEASUREMENT INFORMATION FOR A PORT $V_{\text{CCA}}$ = 2.5 V $\pm$ 0.2 V AND $V_{\text{CCB}}$ = 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

SCAS5850-NOVEMBER 1996-REVISED MARCH 2005



# PARAMETER MEASUREMENT INFORMATION FOR B PORT $V_{\text{CCA}}$ = 2.5 V $\pm$ 0.2 V AND $V_{\text{CCB}}$ = 3.3 V $\pm$ 0.3 V




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
  - H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms


SCAS585O-NOVEMBER 1996-REVISED MARCH 2005

# PARAMETER MEASUREMENT INFORMATION FOR B PORT $V_{\text{CCA}} = 3.6 \text{ V}$ and $v_{\text{CCB}} = 5.5 \text{ V}$




TEST	<b>S1</b>
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2×V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open





**NONINVERTING OUTPUTS** 



ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms


SCAS585O-NOVEMBER 1996-REVISED MARCH 2005




# PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT $V_{CCA}$ AND $V_{CCB} = 3.6 \text{ V}$



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	7 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega} = 50~\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVCC3245ADBQRE4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
74LVCC3245ADBQRG4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74LVCC3245ADBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI
SN74LVCC3245ADBQR	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74LVCC3245ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ADBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ADWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ADWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ADWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ANSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ANSRE4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245ANSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI
SN74LVCC3245APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APWT	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APWTE4	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCC3245APWTG4	ACTIVE	TSSOP	PW	24	250	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



#### PACKAGE OPTION ADDENDUM

18-Sep-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
					no Sb/Br)		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVCC3245A:

Enhanced Product: SN74LVCC3245A-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications






com 11-Mar-2008

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCC3245ADBQR	SSOP/ QSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVCC3245ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVCC3245ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVCC3245ANSR	SO	NS	24	2000	330.0	24.4	8.2	15.4	2.5	12.0	24.0	Q1
SN74LVCC3245APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1





\*All dimensions are nominal

All difficilities are normal										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
SN74LVCC3245ADBQR	SSOP/QSOP	DBQ	24	2500	346.0	346.0	33.0			
SN74LVCC3245ADBR	SSOP	DB	24	2000	346.0	346.0	33.0			
SN74LVCC3245ADWR	SOIC	DW	24	2000	346.0	346.0	41.0			
SN74LVCC3245ANSR	SO	NS	24	2000	346.0	346.0	41.0			
SN74LVCC3245APWR	TSSOP	PW	24	2000	346.0	346.0	33.0			

#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DBQ (R-PDSO-G24)


#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



# DBQ (R-PDSO-G24)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DW (R-PDSO-G24)

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated