

SBAS131A - MAY 2001

16-Bit, Stereo, Audio ANALOG-TO-DIGITAL CONVERTER

FEATURES

- ullet DUAL 16-BIT MONOLITHIC $\Delta\Sigma$ ADC
- SINGLE-ENDED VOLTAGE INPUT
- 64X OVERSAMPLING DECIMATION FILTER: Passband Ripple: ±0.05dB
 Stopband Attenuation: -65dB
- ANALOG PERFORMANCE:

THD+N: -88dB (typ) SNR: 93dB (typ)

Dynamic Range: 93dB (typ) Internal High-Pass Filter


● PCM AUDIO INTERFACE: Left Justified, I²S

● SAMPLING RATE: 4kHz to 48kHz

- SYSTEM CLOCK: 256f_S, 384f_S, or 512f_S
- SINGLE +5V POWER SUPPLY
- SMALL SO-14 PACKAGE

DESCRIPTION

PCM1801 is a low-cost, single chip stereo Analog-to-Digital Converter (ADC) with single-ended analog voltage inputs. The PCM1801 uses a delta-sigma modulator with 64x oversampling, a digital decimation filter, and a serial interface which supports Slave mode operation and two data formats. The PCM1801 is suitable for a wide variety of cost-sensitive consumer applications where good performance is required.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
PCM1801U	SO-14 "	235	–25°C to +85°C	PCM1801U	PCM1801U PCM1801U/2K	Rails Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "PCM1801U/2K" will get a single 2000-piece Tape and Reel.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage: +V _{DD,} +V _{CC}	+6.5V
Supply Voltage Differences	±0.1V
GND Voltage Differences	±0.1V
Digital Input Voltage	$-0.3V$ to $(V_{DD} + 0.3V)$
Analog Input Voltage	0.3V to (V _{CC} + 0.3V)
Input Current (any pin except supplies)	±10mA
Power Dissipation	300mW
Operating Temperature Range	–25°C to +85°C
Storage Temperature	–55°C to +125°C
Lead Temperature (soldering, 5s)	+260°C
(reflow, 10s)	+235°C




ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled withappropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATION



PIN ASSIGNMENTS

PIN	NAME	1/0	DESCRIPTION
1	V _{IN} L	IN	Analog Input, Lch.
2	$V_{IN}R$	IN	Analog Input, Rch.
3	DGND	_	Digital Ground
4	V_{DD}	_	Digital Power Supply
5	SCKI	IN	System Clock Input; 256f _S , 384f _S , or 512f _S .
6	BCK	IN	Bit Clock Input
7	LRCK	IN	Sampling Clock Input
8	DOUT	OUT	Audio Data Output
9	BYPAS	IN	HPF Bypass Control ⁽¹⁾ L: HPF Enabled
			H: HPF Disabled
10	FMT	IN	Audio Data Format ⁽¹⁾ L: MSB-First, Left-Justified
			H: MSB-First, I2S
11	V_{CC}	_	Analog Power Supply
12	AGND	_	Analog Ground
13	$V_{REF}2$	_	Reference 2 Decoupling Capacitor
14	V _{REF} 1	_	Reference 1 Decoupling Capacitor

NOTE: (1) With $100k\Omega$ typical pull-down resistor.




ELECTRICAL CHARACTERISTICS

All specifications at $+25^{\circ}$ C, $+V_{DD} = +V_{CC} = +5$ V, $f_{S} = 44.1$ kHz, and 16-bit data, SYSCLK = $384f_{S}$, unless otherwise noted.


			PCM1801U		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RESOLUTION			16		Bits
DIGITAL INPUT/OUTPUT					
Input Logic Level:					
V _{IH} (1)		2.0		0.0	V V
V _{IL} ⁽¹⁾ Input Logic Current:				0.8	V
I _{IN} (2)				±1	μА
I _{IN} (3)				+100	μΑ
Output Logic Level:					
V _{OH} ⁽⁴⁾	$I_{OH} = -1.6 \text{mA}$	4.5		0.5	V
V _{OL} ⁽⁴⁾ Sampling Frequency	$I_{OL} = +3.2 \text{mA}$	4	44.1	0.5 48	V kHz
System Clock Frequency	256f _S	1.024	11.2896	12.2880	MHz
Cyclem Glock Frequency	384f _S	1.536	16.9344	18.4320	MHz
	512f _S	2.024	22.5792	24.5760	MHz
DC ACCURACY	-				
Gain Mismatch Channel-to-Channel			±1.0	±2.5	% of FSR
Gain Error			±2.0	±5.0	% of FSR
Gain Drift	High Dans Filter Donass		±20		ppm of FSR/°C
Bipolar Zero Error Bipolar Zero Drift	High-Pass Filter Bypass High-Pass Filter Bypass		±2.0 ±20		% of FSR ppm of FSR/°C
DYNAMIC PERFORMANCE(5)	riigii-i ass riiter bypass		120		ppin or i sity c
THD+N at FS (-0.5dB)			-88	-80	dB
THD+N at -60dB			_90		dB
Dynamic Range	EIAJ, A-weighted	90	93		dB
Signal-To-Noise Ratio	EIAJ, A-weighted	90	93		dB
Channel Separation		88	91		dB
ANALOG INPUT					l
Input Range	$FS (V_{IN} = 0dB)$		2.828		Vp-p V
Center Voltage Input Impedance			2.1		ν kΩ
Anti-Aliasing Filter Frequency Response	−3dB		170		kHz
DIGITAL FILTER PERFORMANCE					
Passband				0.454f _s	Hz
Stopband		0.583f _S			Hz
Passband Ripple				±0.05	dB
Stopband Attenuation		-65	//		dB
Delay Time (Latency) High Pass Frequency Response	−3dB		17.4/f _S	0.019f _S	sec mHz
	-3иБ			0.019I _S	IIInz
POWER SUPPLY REQUIREMENTS Voltage Range	+V _{CC}	+4.5	+5.0	+5.5	VDC
voltago rango	+V _{CC}	+4.5	+5.0	+5.5	VDC
Supply Current ⁽⁶⁾	$+V_{CC} = +V_{DD} = +5V$		18	25	mA
Power Dissipation	$+V_{CC} = +V_{DD} = +5V$		90	125	mW
TEMPERATURE RANGE					
Operation		-25		+85	°C
Storage Thermal Resistance (-55	100	+125	°C
Thermal Resistance, θ_{JA}			100		°C/W

NOTES: (1) Pins 5, 6, 7, 9, and 10 (SCKI, BCK, LRCK, BYPAS, FMT). (2) Pins 5, 6, 7 (SCKI, BCK, LRCK) Schmitt-Trigger input. (3) Pins 9, 10 (BYPAS, FMT) Schmitt-Trigger input with $100k\Omega$ typical pull-down resistor). (4) Pin 8 (DOUT). (5) f_{IN} = 1kHz, using Audio Precisions System II, rms Mode with 20kHz LPF and 400Hz HPF enabled. (6) No load on DOUT (pin 8).

BLOCK DIAGRAM



ANALOG FRONT-END (Single-Channel)








TYPICAL CHARACTERISTICS


At T_A = +25°C, +V_{DD} = +V_{CC} = +5V, f_S = 44.1kHz, and SYSCLK = 384 f_S , unless otherwise noted.


ANALOG DYNAMIC PERFORMANCE

















At T_A = +25°C, +V_{DD} = +V_{CC} = +5V, f_S = 44.1kHz, and SYSCLK = 384 f_S , unless otherwise noted.

ANALOG DYNAMIC PERFORMANCE (cont.)













At T_A = +25°C, +V_{DD} = +V_{CC} = +5V, f_S = 44.1kHz, and SYSCLK = 384 f_S , unless otherwise noted.

OUTPUT SPECTRUM















At T_A = +25°C, +V_{DD} = +V_{CC} = +5V, f_S = 44.1kHz, and SYSCLK = 384 f_S , unless otherwise noted.


DIGITAL FILTER


















At T_A = +25°C, +V_{DD} = +V_{CC} = +5V, f_S = 44.1kHz, and SYSCLK = 384 f_S , unless otherwise noted.

ANTI-ALIASING







THEORY OF OPERATION

PCM1801 consists of a bandgap reference, two channels of a single-to-differential converter, a fully differential 5th-order delta-sigma modulator, a decimation filter (including digital high pass), and a serial interface circuit. The Block Diagram illustrates the total architecture of PCM1801, the Analog Front-End diagram illustrates the architecture of the single-to-differential converter, and the anti-aliasing filter is illustrated in the Block Diagram. Figure 1 illustrates the architecture of the 5th-order delta-sigma modulator and transfer functions.

An internal high precision reference with two external capacitors provides all reference voltages which are required by the converter, and defines the full-scale voltage range of both channels. The internal single-ended to differential voltage converter saves the design, space and extra parts needed for external circuitry required by many delta-sigma converters. The internal full differential architecture provides a wide dynamic range and excellent power supply rejection performance.

The input signal is sampled at 64x oversampling rate, eliminating the need for a sample-and-hold circuit, and simplifying anti-alias filtering requirements. The 5th-order delta-sigma noise shaper consists of five integrators which use a switched-capacitor topology, a comparator and a feedback loop consisting of a 1-bit DAC (Digital-to-Analog Converter). The delta-sigma modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain. The high order of the modulator enables it to randomize the modulator outputs, reducing idle tone levels.

The $64f_S$, 1-bit stream from the modulator is converted to $1f_S$, 16-bit digital data by the decimation filter, which also acts as a low-pass filter to remove the shaped quantization noise. The DC components are removed by a digital high-pass filter, and the filtered output is converted to time-multiplexed serial signals through a serial interface which provides flexible serial formats.

SYSTEM CLOCK

The system clock for PCM1801 must be either $256f_S$, $384f_S$, or $512f_S$, where f_S is the audio sampling frequency. The system clock must be supplied on SCKI (pin 5).

PCM1801 also has a system clock detection circuit which automatically senses if the system clock is operating at 256f_S, 384f_S, or 512f_S.

When $384f_S$ and $512f_S$ system clock are used, the PCM1801 automatically divides these clocks down to $256f_S$ internally. This $256f_S$ clock is used to operate the digital filter and the modulator. Table I lists the relationship of typical sampling frequencies and system clock frequencies. Figure 2 illustrates the system clock timing.

SAMPLING RATE FREQUENCY	SYSTEM CLOCK FREQUENCY (MHz)				
(kHz)	256f _S	384f _S	512f _S		
32	8.1920	12.2880	16.3840		
44.1	11.2896	16.9340	22.5792		
48	12.2880	18.4320	24.5760		

TABLE I. System Clock Frequencies.




FIGURE 1. Simplified Diagram of the PCM1801 5th-Order Delta-Sigma Modulator.




FIGURE 2. System Clock Timing.



RESET

PCM1801 has an internal power-on reset circuit, which initializes (resets) when the supply voltage ($V_{\rm CC}/V_{\rm DD}$) exceeds 4.0V (typ). The PCM1801 stays in the reset state and the digital output is forced to zero. The digital output is valid after reset state release and $18436f_{\rm S}$ periods. During reset, the logic circuits and the digital filter stop operating. Figure 3 illustrates the internal power-on reset timing.

SERIAL AUDIO DATA INTERFACE

The PCM1801 interfaces the audio system through BCK (pin 6), LRCK (pin 7), and DOUT (pin 8).

DATA FORMAT

PCM1801 supports two audio data formats in Slave Mode, and are selected by the FMT control input (pin 10) as shown in Table II.

FMT	DATA FORMAT
0 (L)	16-Bit, Left-Justified
1 (H)	16-Bit, I ² S

TABLE II. Data Format.




FIGURE 3. Internal Power-On Reset Timing.




FIGURE 4. Audio Data Format.



SYNCHRONIZATION WITH DIGITAL AUDIO SYSTEM

PCM1801 operates with LRCK synchronized to the system clock (SCKI). PCM1801 does not require a specific phase relationship between LRCK and SCKI, but does require the synchronization of LRCK and SCKI. If the relationship between LRCK and SCKI changes more than 6 bit clocks (BCK) during one sample period due to LRCK or SCKI jitter, internal operation of the ADC halts within 1/f_s and the digital output is forced to BPZ until resynchronization between LRCK and SCKI is completed. In case of changes less than 5 bit clocks (BCK), resynchronization does not occur and above digital output control and discontinuity does not occur. During undefined data, it may generate some noise in the audio signal. Also, the transition of normal to undefined data and undefined or zero data to normal makes a discontinuity of data on the digital output, and may generate some noise in the audio signal.

BOARD DESIGN AND LAYOUT CONSIDERATIONS

V_{CC}, V_{DD} PINS

The digital and analog power supply lines to the PCM1801 should be bypassed to the corresponding ground pins with both $0.1\mu F$ and $10\mu F$ capacitors as close to the pins as possible to maximize the dynamic performance of the ADC. Although PCM1801 has two power lines to maximize the potential of dynamic performance, using one common power supply is recommended to avoid unexpected power supply problems, such as latch-up due to power supply sequencing.

AGND, DGND PINS

To maximize the dynamic performance of the PCM1801, the analog and digital grounds are not internally connected. These points should have very low impedance to avoid digital noise feedback into the analog ground. They should be connected directly to each other under the PCM1801 package to reduce potential noise problems.

VIN PINS


A 1.0 μ F tantalum capacitor is recommended as an AC-coupling capacitor which establishes a 5.3Hz cut-off frequency. If a higher full-scale input voltage is required, the input voltage range can be increased by adding a series resistor to the $V_{\rm IN}$ pins.

VREE INPUTS

A 4.7 μ F tantalum capacitor is recommended between the $V_{REF}1$, $V_{REF}2$, and AGND references to ensure low source impedance. These capacitors should be located as close as possible to the $V_{REF}1$ or $V_{REF}2$ pins to reduce dynamic errors on the ADC's references.

SYSTEM CLOCK

The quality of the system clock can influence dynamic performance in the PCM1801. The duty cycle, jitter, and threshold voltage at the system clock input pin must be carefully managed. When power is supplied to the part, the system clock, bit clock (BCK), and word clock (LRCK) should also be supplied simultaneously. Failure to supply the audio clocks will result in a power dissipation increase of up to three times normal dissipation and may degrade long-term reliability if the maximum power dissipation limit is exceeded.



DESCRIPTION	SYMBOL	MIN	TYP	MAX	UNITS
BCK Period	t _{BCKP}	300			ns
BCK Pulse Width HIGH	t _{BCKH}	120			ns
BCK Pulse Width LOW	t _{BCKL}	120			ns
LRCK Set Up Time to BCK Rising Edge	t _{LRSU}	80			ns
LRCK Hold Time to BCK Rising Edge	t _{LRHD}	40			ns
LRCK Period	t _{LRCP}	20			μs
Delay Time BCK Falling Edge to DOUT Valid	t _{CKDO}	-20		40	ns
Delay Time LRCK Edge to DOUT Valid	t _{LRDO}	-20		40	ns
Rising Time of All Signals	t _{RISE}			20	ns
Falling Time of All Signals	t _{FALL}			20	ns

NOTE: Timing measurement reference level is $(V_{IH}/V_{IL})/2$. Rising and falling time is measured from 10% to 90% of I/O signals' swing. Load capacitance of DOUT signal is 20pF.

FIGURE 5. Audio Data Interface Timing.






FIGURE 6. Typical Circuit Connection.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265