



FEATURES

- 1.25-MHz Sample Rate Serial Device
- 10-Bit Resolution ADS7887
- 8-Bit Resolution ADS7888
- Zero Latency
- 25-MHz Serial Interface
- Supply Range: 2.35 V to 5.25 V
- Typical Power Dissipation at 1.25 MSPS:
 - 3.8 mW at 3-V V_{DD}
 - 8 mw at 5-V V_{DD}
- ±0.35 LSB INL, DNL ADS7887
- ±0.15 LSB INL, ±0.1 LSB DNL ADS7888
- 61dB SINAD, -84 dB THD ADSA7887
- 49.5 dB SINAD, -67.5 dB THD ADS7888
- Unipolar Input Range: 0 V to V_{DD}
- Power Down Current: 1 μA
- Wide Input Bandwidth: 15 MHz at 3 dB
- 6-Pin SOT23 and SC70 Packages

APPLICATIONS

- Base Band Converters in Radio Communication
- Motor Current/Bus Voltage Sensors in Digital Drives
- Optical Networking (DWDM, MEMS Based Switching)
- Optical Sensors
- Battery Powered Systems
- Medical Instrumentations
- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems

DESCRIPTION

The ADS7887 is a 10-bit, 1.25-MSPS analog-to-digital converter (ADC), and the ADS7888 is a 8-bit, 1.25-MSPS ADC. The devices include a capacitor based SAR A/D converter with inherent sample and hold. The serial interface in each device is controlled by the \overline{CS} and SCLK signals for glueless connections with microprocessors and DSPs. The input signal is sampled with the falling edge of \overline{CS} , and SCLK is used for conversion and serial data output.

The devices operate from a wide supply range from 2.35 V to 5.25 V. The low power consumption of the devices make them suitable for battery-powered applications. The devices also include a power saving powerdown feature for when the devices are operated at lower conversion speeds.

The high level of the digital input to the device is not limited to device V_{DD}. This means the digital input can go as high as 5.25 V when device supply is 2.35 V. This feature is useful when digital signals are coming from other circuit with different supply levels. Also this relaxes restriction on power up sequencing.

The ADS7887 and ADS7888 are available in 6-pin SOT23 and SC70 packages and are specified for operation from -40°C to 125°C.


Micro-Power Miniature SAR Converter Family

BIT	< 300 KSPS	300 KSPS - 1.25 MSPS
12-Bit	ADS7866 (1.2 V _{DD} to 3.6 V _{DD})	ADS7886 (2.35 V _{DD} to 5.25 V _{DD})
10-Bit	ADS7867 (1.2 V _{DD} to 3.6 V _{DD})	ADS7887 (2.35 V _{DD} to 5.25 V _{DD})
8-Bit	ADS7868 (1.2 V _{DD} to 3.6 V _{DD})	ADS7888 (2.35 V _{DD} to 5.25 V _{DD})



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.









These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PACKAGE/ORDERING INFORMATION(1)

DEVICE	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFEREN- TIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	PACK- AGE TYPE	PACK- AGE DESIG- NATOR	TEMPERATURE RANGE	PACKAGE MARKING	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY								
				6-Pin	DBV		BAWQ	ADS7887SDBVT	Tape and reel 250								
ADS7887	±0.75	±0.5	10	SOT23	DBV		-40°C to 125°C	BAWQ	ADS7887SDBVR	Tape and reel 3000							
AD37007	±0.75	±0.5	10	10	10	10	10	10	10	10	6-Pin	6-Pin DCK	-40 C to 125 C	-40 C to 125 C	BNI	ADS7887SDCKT	Tape and reel 250
				SC70	SC70		BNI	ADS7887SDCKR	Tape and reel 3000								
			8	6-Pin	007		BAZQ	ADS7888SDBVT	Tape and reel 250								
ADS7888	±0.3	±0.3				SOT23 DBV	SO123	SOT23	SO123		SOT23	4000 +- 40500	BAZQ	ADS7888SDBVR	Tape and reel 3000		
AD31000	±∪.ა	±0.3		6-Pin SC70	- 11('K	-40°C to 125°C	BNH	ADS7888SDCKT	Tape and reel 250								
							BNH	ADS7888SDCKR	Tape and reel 3000								

⁽¹⁾ For most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

		UNIT
+IN to AGND		-0.3 V to +V _{DD} +0.3 V
+V _{DD} to AGND		−0.3 V to 7.0 V
Digital input voltage to GND		-0.3V to (7.0 V)
Digital output to GND		-0.3 V to (+V _{DD} + 0.3 V)
Operating temperature range	-40°C to 125°C	
Storage temperature range	−65°C to 150°C	
Junction temperature (T _J Max)	150°C	
Power dissipation, SOT23 and SO	70 packages	$(T_J Max-T_A)/\theta_{JA}$
0 Thermal impedance	SOT23	295.2°C/W
θ_{JA} Thermal impedance	SC70	351.3°C/W
Lood townseroture, coldering	Vapor phase (60 sec)	215°C
Lead temperature, soldering	Infrared (15 sec)	220°C

⁽¹⁾ Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ADS7887 SPECIFICATIONS

+V $_{DD}$ = 2.35 V to 5.25 V, T_A = -40°C to 125°C, f_{sample} = 1.25 MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
ANALO	G INPUT							
	Full-scale input voltage span ⁽¹⁾		0		V_{DD}	V		
	Absolute input voltage range	+IN	-0.20		V _{DD} +0.20	V		
Ci	Input capacitance (2)			21		pF		
I _{IIkg}	Input leakage current	T _A = 125°C		40		nA		
SYSTEM	M PERFORMANCE							
	Resolution			10		Bits		
	No missing codes		10			Bits		
INL	Integral nonlinearity		-0.75	±0.35	0.75	LSB(3)		
DNL	Differential nonlinearity		-0.5	±0.35	0.5	LSB		
Eo	Offset error ⁽⁴⁾⁽⁵⁾⁽⁶⁾		-1.5	±0.5	1.5	LSB		
E _G	Gain error ⁽⁵⁾		-1	±0.5	1	LSB		
SAMPL	ING DYNAMICS		*		<u>'</u>			
	Conversion time	25-MHz SCLK	530	560		ns		
	Acquisition time		260			ns		
	Maximum throughput rate	25-MHz SCLK			1.25	MHz		
	Aperture delay			5		ns		
	Step Response			160		ns		
	Overvoltage recovery			160		ns		
DYNAM	IIC CHARACTERISTICS		l .					
THD	Total harmonic distortion (7)	100 kHz		-84	-72	dB		
SINAD	Signal-to-noise and distortion	100 kHz	60.5	61		dB		
SFDR	Spurious free dynamic range	100 kHz	73	81		dB		
	Full power bandwidth	At -3 dB		15		MHz		
DIGITAI	L INPUT/OUTPUT		l .					
Logic fa	mily — CMOS							
V _{IH}	High-level input voltage	VDD = 2.35 V to 5.25 V	V _{DD} - 0.4		5.25	V		
		V _{DD} = 5 V			0.8			
V_{IL}	Low-level input voltage	$V_{DD} = 3 \text{ V}$			0.4	V		
V _{OH}	High-level output voltage	At I _{source} = 200 μA	V _{DD} -0.2			.,		
V _{OL}	Low-level output voltage	At I _{sink} = 200 μA			0.4	V		
	SUPPLY REQUIREMENTS							
+V _{DD}	Supply voltage		2.35	3.3	5.25	V		
		At V _{DD} = 2.35 V to 5.25 V, 1.25-MHz throughput			2	<u>-</u>		
	Supply current (normal mode)	At V_{DD} = 2.35 V to 5.25 V, static state			1.5	mA		
		SCLK off			1			
	Power down state supply current	SCLK on (25 MHz)			200	200 µA		
	Power dissipation at 1.25 MHz	V _{DD} = 5 V		8	10	0		
	throughput	V _{DD} = 3 V		3.8	6	mW		

- (1) Ideal input span; does not include gain or offset error.(2) Refer Figure 36 for details on sampling circuit
- LSB means least significant bit
- (4) Measured relative to an ideal full-scale input
 (5) Offset error and gain error ensured by characterization.
- First transition of 000H to 001H at 0.5 \times (V_{ref}/2¹⁰) Calculated on the first nine harmonics of the input frequency (6) (7)



ADS7887 SPECIFICATIONS (continued)

+V_{DD} = 2.35 V to 5.25 V, $T_A = -40^{\circ} C$ to 125°C, $f_{sample} = 1.25$ MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power dissipation in static state	V _{DD} = 5 V		5.5	7.5	mW
Power dissipation in static state	V _{DD} = 3 V		3	4.5	IIIVV
Power down time				0.1	μs
Power up time				0.8	μs
Invalid conversions after power up				1	
TEMPERATURE RANGE					
Specified performance		-40		125	°C



ADS7888 SPECIFICATIONS

+V $_{DD}$ = 2.35 V to 5.25 V, T_A = -40°C to 125°C, f_{sample} = 1.25 MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALO	G INPUT						
	Full-scale input voltage span (1)		0		V_{DD}	V	
	Absolute input voltage range	+IN	-0.20		V _{DD} +0.20	V	
Ci	Input capacitance (2)			21		pF	
I _{IIkg}	Input leakage current	T _A = 125°C		40		nA	
SYSTE	M PERFORMANCE						
	Resolution			8		Bits	
	No missing codes		8			Bits	
INL	Integral nonlinearity		-0.3	±0.15	0.3	LSB(3)	
DNL	Differential nonlinearity		-0.3	±0.1	0.3	LSB	
Eo	Offset error ⁽⁴⁾⁽⁵⁾⁽⁶⁾		-0.5	±0.15	0.5	LSB	
E _G	Gain error ⁽⁵⁾		-0.5	±0.15	0.5	LSB	
SAMPL	ING DYNAMICS	,					
	Conversion time	25-MHz SCLK	450	480		ns	
	Acquisition time	1.5 MSPS mode, Figure 3	206			ns	
	Maximum throughput rate	25-MHz SCLK			1.25	MHz	
	Aperture delay			5		ns	
	Step Response			160		ns	
	Overvoltage recovery			160		ns	
DYNAM	IIC CHARACTERISTICS	(
THD	Total harmonic distortion ⁽⁷⁾	100 kHz		-67.5	-65	dB	
SINAD	Signal-to-noise and distortion	100 kHz	49	49.5		dB	
SFDR	Spurious free dynamic range	100 kHz	65	77		dB	
	Full power bandwidth	At -3 dB		15		MHz	
DIGITA	L INPUT/OUTPUT	(
Logic fa	ımily — CMOS						
V _{IH}	High-level input voltage	V _{DD} = 2.35 V to 5.25 V	V _{DD} -0.4		5.25	V	
		V _{DD} = 5 V			0.8		
V_{IL}	Low-level input voltage	$V_{DD} = 3 \text{ V}$			0.4	V	
V _{OH}	High-level output voltage	At I _{source} = 200 μA	V _{DD} -0.2			.,	
V _{OL}	Low-level output voltage	At I _{sink} = 200 μA			0.4	V	
POWER	R SUPPLY REQUIREMENTS						
+V _{DD}	Supply voltage		2.35	3.3	5.25	V	
	Supply current (normal mode)	At V_{DD} = 2.35 V to 5.25 V, 1.25-MHz throughput			2	mA	
	,	At V _{DD} = 2.35 V to 5.25 V, static state			1.5		
	5	SCLK off			1	_	
	Power down state supply current	SCLK on (25 MHz)			200	uA	
	Power dissipation at 1.25 MHz $V_{DD} = 5 \text{ V}$			8	10		
	throughput	$V_{DD} = 3 \text{ V}$		3.8	6	mW	

- (1) Ideal input span; does not include gain or offset error.(2) Refer Figure 36 for details on sampling circuit
- LSB means least significant bit
- (4) Measured relative to an ideal full-scale input
 (5) Offset error and gain error ensured by characterization.
- First transition of 000H to 001H at $(V_{\rm ref}/2^8)$ Calculated on the first nine harmonics of the input frequency (6) (7)



ADS7888 SPECIFICATIONS (continued)

+V_{DD} = 2.35 V to 5.25 V, $T_A = -40^{\circ}C$ to 125°C, $f_{sample} = 1.25$ MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power dissipation in static state	V _{DD} = 5 V		5.5	7.5	mW
Power dissipation in static state	V _{DD} = 3 V		3	4.5	IIIVV
Power down time				0.1	μs
Power up time				0.8	μs
Invalid conversions after power up				1	
TEMPERATURE RANGE					
Specified performance		-40		125	°C

TIMING REQUIREMENTS (see Figure 1)

All specifications typical at $T_A = -40$ °C to 125°C, $V_{DD} = 2.35$ V to 5.25 V, unless otherwise specified.


PARAMETER			TEST CONDITIONS(1)	MIN	TYP	MAX	UNIT		
		4 D O 7 0 0 7	$V_{DD} = 3 \text{ V}$			$14 \times t_{SCLK}$			
	Communications	ADS7887	V _{DD} = 5 V			$14 \times t_{SCLK}$			
t _{conv}	Conversion time	AD07000	V _{DD} = 3 V			12 × t _{SCLK}	ns		
		ADS7888	V _{DD} = 5V			12 × t _{SCLK}			
	Minimum guiet time needed fr	om bus 3-state to start	V _{DD} = 3 V	40			ns		
t _q	of next conversion		V _{DD} = 5 V	40					
	Delevities OO levels first det	- (0)	V _{DD} = 3 V		15	25			
t _{d1}	Delay time, CS low to first dat	a (U) out	V _{DD} = 5 V		13	25	ns		
	0-1		V _{DD} = 3 V	10					
t _{su1}	Setup time, CS low to SCLK lo	OW	V _{DD} = 5 V	10			ns		
	Dalay Cara COLK (allian to Of	20	$V_{DD} = 3 \text{ V}$		15	25			
t_{d2}	Delay time, SCLK falling to SE	00	V _{DD} = 5 V		13	25	ns		
	Hald Gara OOLK fall and a date	P -1/2)	V _{DD} < 3 V	7					
t _{h1}	Hold time, SCLK falling to data	a valid(2)	V _{DD} > 5 V	5.5			ns		
	Dalassifasa 40th 00LK (all'ass	- 1 1- 000 0 -1-1-	V _{DD} = 3 V		10	25	ns		
t _{d3}	Delay time, 16th SCLK falling	eage to SDO 3-state	V _{DD} = 5 V		8	20			
	Dulas duration 50		V _{DD} = 3 V	25	40		20		
t _{w1}	Pulse duration, CS		V _{DD} = 5 V	25	40		ns		
	Dalay ('are 000 birth to 000 0	atata Fisson 0	V _{DD} = 3 V		17	30			
t _{d4}	Delay time, CS high to SDO 3	-state, Figure 3	V _{DD} = 5 V		15	25	ns		
	Dula a demarka a OOUK bilah		$V_{DD} = 3 \text{ V}$	$0.4 \times t_{SCLK}$					
t_{wH}	Pulse duration, SCLK high		V _{DD} = 5 V	$0.4 \times t_{SCLK}$			ns		
	Dulas duration CCLI/ law		V _{DD} = 3 V	$0.4 \times t_{SCLK}$			20		
t _{wL}	Pulse duration, SCLK low		V _{DD} = 5 V	$0.4 \times t_{SCLK}$			ns		
	Francisco CCLIV		V _{DD} = 3 V			25	N 41 1-		
	Frequency, SCLK		V _{DD} = 5 V			25	MHz		
	Delay time, second falling edg		$V_{DD} = 3 V$	-2		5			
t _{d5}	enter in powerdown (use min spec not to accide enter in powerdown) Figure 4		V _{DD} = 5 V	-2		5	ns		
	Delay time, CS and 10th fallin		V _{DD} = 3 V	2		-5			
t _{d6}	enter in powerdown (use max enter in powerdown) Figure 4	spec not to accidently	$V_{DD} = 5 V$	2		-5	ns		

^{(1) 3-}V Specifications apply from 2.35 V to 3.6 V, and 5-V specifications apply from 4.75 V to 5.25 V.(2) With 50-pf load.



DEVICE INFORMATION

SOT23/SC70 PACKAGE (TOP VIEW)



TERMINAL FUNCTIONS

TERM	TERMINAL		DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
V_{DD}	1	_	Power supply input also acts like a reference voltage to ADC.					
GND	2	_	Ground for power supply, all analog and digital signals are referred with respect to this pin.					
VIN	3	I	Analog signal input					
SCLK	4	I	Serial clock					
SDO	5	0	Serial data out					
CS	6	I	Chip select signal, active low					

ADS7887 NORMAL OPERATION

The cycle begins with the falling edge of \overline{CS} . This point is indicated as **a** in Figure 1. With the falling edge of \overline{CS} , the input signal is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The data word contains 4 leading zeros, followed by 10-bit data in MSB first format and padded by 2 lagging zeros.

The falling edge of \overline{CS} clocks out the first zero, and a zero is clocked out on every falling edge of the clock until the third edge. Data is in MSB first format with the MSB being clocked out on the 4th falling edge. Data is padded with two lagging zeros as shown in Figure 1. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the 14th falling edge of SCLK. The device enters the acquisition phase on the first rising edge of SCLK after the 13th falling edge. This point is indicated by **b** in Figure 1.

 $\overline{\text{CS}}$ can be asserted (pulled high) after 16 clocks have elapsed. It is necessary not to start the next conversion by pulling $\overline{\text{CS}}$ low until the end of the quiet time (t_q) after SDO goes to 3-state. To continue normal operation, it is necessary that $\overline{\text{CS}}$ is not pulled high until point **b**. Without this, the device does not enter the acquisition phase and no valid data is available in the next cycle. (Also refer to power down mode for more details.) $\overline{\text{CS}}$ going high any time after the conversion start aborts the ongoing conversion and SDO goes to 3-state.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.25 V when the device supply is 2.35 V. This feature is useful when digital signals are coming from another circuit with different supply levels. Also, this relaxes the restriction on power up sequencing. However, the digital output levels (V_{OH} and V_{OL}) are governed by V_{DD} as listed in the SPECIFICATIONS table.




Figure 1. ADS7887 Interface Timing Diagram



ADS7888 NORMAL OPERATION

The cycle begins with the falling edge of \overline{CS} . This point is indicated as **a** in Figure 2. With the falling edge of \overline{CS} , the input signal is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The data word contains 4 leading zeros, followed by 8-bit data in MSB first format and padded by 4 lagging zeros.

The falling edge of \overline{CS} clocks out the first zero, and a zero is clocked out on every falling edge of the clock until the third edge. Data is in MSB first format with the MSB being clocked out on the 4th falling edge. Data is padded with four lagging zeros as shown in Figure 2. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the 12th falling edge of SCLK. The device enters the acquisition phase on the first rising edge of SCLK after the 11th falling edge. This point is indicated by **b** in Figure 2.

 $\overline{\text{CS}}$ can be asserted (pulled high) after 16 clocks have elapsed. It is necessary not to start the next conversion by pulling $\overline{\text{CS}}$ low until the end of the quiet time (t_q) after SDO goes to 3-state. To continue normal operation, it is necessary that $\overline{\text{CS}}$ is not pulled high until point **b**. Without this, the device does not enter the acquisition phase and no valid data is available in the next cycle. (Also refer to power down mode for more details.) $\overline{\text{CS}}$ going high any time after the conversion start aborts the ongoing conversion and SDO goes to 3-state.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.25 V when the device supply is 2.35 V. This feature is useful when digital signals are coming from another circuit with different supply levels. Also, this relaxes the restriction on power up sequencing. However, the digital output levels (V_{OH} and V_{OI}) are governed by V_{DD} as listed in the SPECIFICATIONS section.




Figure 2. ADS7888 Interface Timing Diagram

As shown in Figure 3, the ADS7888 can achieve 1.5-MSPS throughput. \overline{CS} can be pulled high after the 12th falling edge (with a 25-MHz SCLK). SDO goes to 3-state after the LSB (as \overline{CS} is high). \overline{CS} can be pulled low at the end of the quiet time (t_{σ}) after SDO goes to 3-state.




Figure 3. ADS7888 Interface Timing Diagram, Data Transfer with 12-Clock Frame

POWER DOWN MODE

The device enters power down mode if \overline{CS} goes high anytime after the 2nd SCLK falling edge to before the 10th SCLK falling edge. Ongoing conversion stops and SDO goes to 3-state under this power down condition as shown in Figure 4.






Figure 4. Entering Power Down Mode

A dummy cycle with \overline{CS} low for more than 10 SCLK falling edges brings the device out of power down mode. For the device to come to the fully powered up condition it takes 0.8 μ s. \overline{CS} can be pulled high any time after the 10th falling edge as shown in Figure 5. It is not necessary to continue until the 16th clock if the next conversion starts 0.8 μ s after \overline{CS} going low of the dummy cycle and the quiet time (t_0) condition is met.





Figure 5. Exiting Power Down Mode



TYPICAL CHARACTERISTICS ADS7887, ADS7888







Figure 9.



TYPICAL CHARACTERISTICS ADS7887





TYPICAL CHARACTERISTICS ADS7887 (continued)









Figure 19.








TYPICAL CHARACTERISTICS ADS7887 (continued)





TYPICAL CHARACTERISTICS ADS7888





TYPICAL CHARACTERISTICS ADS7888 (continued)







Figure 32.







TYPICAL CHARACTERISTICS ADS7888 (continued)





APPLICATION INFORMATION




Figure 36. Typical Equivalent Sampling Circuit

Driving the VIN and V_{DD} Pins of the ADS7887 and ADS7888

The VIN input to the ADS7887 and ADS7888 should be driven with a low impedance source. In most cases additional buffers are not required. In cases where the source impedance exceeds $200~\Omega$, using a buffer would help achieve the rated performance of the converter. The THS4031 is a good choice for the driver amplifier buffer.

The reference voltage for the ADS7887 and ADS7888 A/D converters are derived from the supply voltage internally. The devices offer limited low-pass filtering functionality on-chip. The supply to these converters should be driven with a low impedance source and should be decoupled to the ground. A 1-µF storage capacitor and a 10-nF decoupling capacitor should be placed close to the device. Wide, low impedance traces should be used to connect the capacitor to the pins of the device. The ADS7887 and ADS7888 draw very little current from the supply lines. The supply line can be driven by either:

- Directly from the system supply.
- A reference output from a low drift and low drop out reference voltage generator like REF3030 or REF3130.
 The ADS7887 and ADS7888 can operate off a wide range of supply voltages. The actual choice of the reference voltage generator would depend upon the system. Figure 38 shows one possible application circuit.
- A low-pass filtered version of the system supply followed by a buffer like the zero-drift OPA735 can also be
 used in cases where the system power supply is noisy. Care should be taken to ensure that the voltage at
 the V_{DD} input does not exceed 7 V (especially during power up) to avoid damage to the converter. This can
 be done easily using single supply CMOS amplifiers like the OPA735. Figure 39 shows one possible
 application circuit.




Figure 37. Supply/Reference Decoupling Capacitors




Figure 38. Using the REF3030 Reference



APPLICATION INFORMATION (continued)




Figure 39. Buffering with the OPA735





.com 17-Nov-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS7887SDBVR	ACTIVE	SOT-23	DBV	6	3000	TBD	CU SN	Level-2-260C-1 YEAR
ADS7887SDBVT	ACTIVE	SOT-23	DBV	6	250	TBD	CU SN	Level-2-260C-1 YEAR
ADS7887SDBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	CU SN	Level-2-260C-1 YEAR
ADS7887SDCKR	ACTIVE	SC70	DCK	6	3000	TBD	CU SN	Level-2-260C-1 YEAR
ADS7887SDCKT	ACTIVE	SC70	DCK	6	250	TBD	CU SN	Level-2-260C-1 YEAR
ADS7887SDCKTG4	ACTIVE	SC70	DCK	6	250	TBD	CU SN	Level-2-260C-1 YEAR
ADS7888SDBVR	ACTIVE	SOT-23	DBV	6	3000	TBD	CU SN	Level-2-260C-1 YEAR
ADS7888SDBVT	ACTIVE	SOT-23	DBV	6	250	TBD	CU SN	Level-2-260C-1 YEAR
ADS7888SDBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	CU SN	Level-2-260C-1 YEAR
ADS7888SDCKR	ACTIVE	SC70	DCK	6	3000	TBD	CU SN	Level-2-260C-1 YEAR
ADS7888SDCKT	ACTIVE	SC70	DCK	6	250	TBD	CU SN	Level-2-260C-1 YEAR
ADS7888SDCKTG4	ACTIVE	SC70	DCK	6	250	TBD	CU SN	Level-2-260C-1 YEAR

 $^{^{(1)}}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated